HCS Research Lab CHREC
Home > People > Staff > Vikas Aggarwal

Vikas Aggarwal

Research Scientist
NSF Center for High-Performance Reconfigurable Computing (CHREC)
Office317 Larsen
Phone(352) 213-4455
EmailaggarwalAThcsDOTuflDOTedu
ResumePDF

Research Interests

High-Perfomance Computing, Computer Architecture, Parallel Programming, Reconfigurable Computing


Most recent favorite quote

" If the miles behind me could be put into words before you…
  you would feel my efforts, my struggles, my desires,
  most of all you would see my joy…
  Watch me from afar run the trails and hills
  and miles upon miles and you will see…"

                                - a runner

Recent Publications

G. Stitt, A. George, H. Lam, M. Smith, V. Aggarwal, G. Wang, C. Reardon, B. Holland, S. Koehler, and J. Coole, "An End-to-End Tool Flow for FPGA-Accelerated Scientific Computing," IEEE Design & Test of Computers (D&T), Vol. 28, No. 4, July/Aug. 2011, pp. 68-77.

V. Aggarwal, C. Yoon, A. George, H. Lam, and G. Stitt, "Performance Modeling for Multilevel Communication in SHMEM+," Proc. of Conference on Partitioned Global Address Space Programming Model (PGAS), New York, NY, Oct. 12-15, 2010.

V. Aggarwal, A. George, C. Yoon, K. Yalamanchili, and H. Lam, "SHMEM+: A Multilevel-PGAS Programming Model for Reconfigurable Supercomputing," ACM Transactions on Reconfigurable Technology and Systems (TRETS), to appear.

V. Aggarwal, A. George, K. Yalamanchili, C. Yoon, H. Lam, and G. Stitt, "Bridging Parallel and Reconfigurable Computing with Multilevel PGAS and SHMEM+," Proc. of High-Performance Reconfigurable Computing Technology and Applications Workshop (HPRCTA) at SC'09, Portland, OR, Nov. 15, 2009. (Winner of the OpenFPGA paper award.)

V. Aggarwal, R. Garcia, G. Stitt, A. George, and H. Lam, "SCF: A Device- and Language- Independent Task Coordination Framework for Reconfigurable, Heterogeneous Systems," Proc. of High-Performance Reconfigurable Computing Technology and Applications Workshop (HPRCTA) at SC'09, Portland, OR, Nov. 15, 2009.

V.Aggarwal, Y. Sabharwal, R. Garg, P. Heidelberger, “HPCC RandomAccess Benchmark for Next Generation Supercomputers”, Proc. of International Parallel and Distributed Processing Symposium, Rome, Italy, May 2009 (Best paper award).


Fall 2011 Schedule


Time / DayMondayTuesdayWednesdayThursdayFriday
7:25-8:15am (1)
8:30-9:20am (2)
9:35-10:25am (3) lab Lab lab Lab lab
10:40-11:30am (4) Lab Lab Lab Lab Lab
11:45-12:35pm (5) lab Lab lab Lab lab
12:50-1:40pm (6) Lab Lab Lab Lab Lab
1:55-2:45pm (7) Lab Lab Lab Lab Lab
3:00-3:50pm (8) Lab Lab Lab Lab Lab
4:05-4:55pm (9) Lab Lab Lab Lab Lab
5:10-6:00pm (10) Lab Lab Lab Lab Lab
6:15-7:05pm (11)